

Application/Control Number: 10/622,907

Art Unit: ***

Page 2

CLMPTO

SDS

07-17-03

03/25/04

Cancel claims 1-46.

47. A method of evaluating a logic circuit through a test node, comprising:

inserting at least one transistor between said test node and said logic circuit;
generating a transistor turn-off signal;

.. providing a ground communication for said transistor turn-off signal;
testing said logic circuit; and

interfering with said ground communication.

48. The method of claim 47, further comprising providing a transistor communication for said transistor turn-off signal.

Art Unit: ***

49. The method in claim 48, wherein inserting at least one transistor comprises inserting at least one p-channel transistor.

50. A method of evaluating a logic circuit through a test node, comprising:

inserting at least one transistor between said test node and said logic circuit;

generating a transistor turn-on signal;

providing a transistor drive communication for said transistor turn-on signal;

testing said logic circuit; and

interfering with said transistor drive communication.

51. The method in claim 50, wherein interfering with said transistor drive communication comprises providing a ground communication for said transistor turn-on signal.

52. The method in claim 51, wherein inserting at least one transistor comprises inserting at least one n-channel transistor.

53. A method of driving a transmission circuit electrically interposed between a first terminal and a second terminal, comprising:

Art Unit: ***

providing a signal to a first node within said transmission circuit;

diverting said signal to a second node within said transmission circuit; and

preventing electrical communication between said first terminal and said second terminal in response to diverting said signal.

54. The method in claim 53, wherein said first node is a driving node and said second node is an isolation node.

55. The method in claim 54, wherein:

diverting said signal comprises programming a fuse; and

providing a signal comprises providing a logic 0 signal.

56. The method in claim 55, wherein:

diverting said signal comprises programming an anti-fuse; and

providing a signal comprises providing a logic 1 signal.

Cancel claims 57-96.